Multiple boundary scan-paths for minimizing circuit-board test-application time
نویسندگان
چکیده
copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted or mass reproduced without the explicit permission of the copyright holder.
منابع مشابه
DS33R11 Multichip-Module BSDL Testing - AN4118
This application note describes how to alter the printed wiring board (PWB) netlist of a design containing the DS33R11T1/E1/J1 transceiver so that the netlist complies with the Joint Test Action Group (JTAG) specifications. These alterations are necessary because the DS33R11 was designed as a multichip module with multiple die in a single package which cannot be defined by the Boundary-Scan Des...
متن کاملDS33R41 Multichip-Module BSDL Testing - AN4059
This application note describes how to alter the printed wiring board (PWB) netlist of a design containing the DS33R41 Inverse-Multiplexing Ethernet Mapper with Integrated Quad Port T1/E1/J1 Transceiver so that the netlist complies with the Joint Test Action Group (JTAG) specifications. These changes are necessary because the DS33R41 was designed as a multichip module with multiple die in a sin...
متن کاملAn Economical Alternative to Boundary Scan in Memory Devices (White Paper of the IEEE P1581 Working Group)
IEEE P1581 proposes a standard means of including test features in a memory device, which can collaborate with other 1149.1 Boundary-Scan devices, without requiring boundary scan circuitry, complex controllers or dedicated test pins. The result is a memory device design suitable for printed circuit board (PCB) applications, including those where design for test overhead is often deemed economic...
متن کاملSensitivity Analysis of Critical Parameters in Board Test
IN DESIGNING COMPLEX, highperformance boards, the designer must make several decisions: What surface-mount-technology (SMT) process should I use? What test escape rate is tolerable for custom ASICs (application-specific integrated circuits)? Is IEEE Std 1149.1 boundary scan necessary? What levels of board test coverage are best? If the designer failsto optimize these fundamental parameters of b...
متن کاملUsing Boundary Scan to Link Design and Manufacturing Test
Executive Summary In recent years, many in the electronic test industry have begun to realize that the value of boundary-scan test technology can be leveraged across the various phases in a product's life cycle. In particular, boundary-scan can provide a link between design test with manufacturing test, producing long-term benefits in terms of greater efficiencies and higher quality products. S...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Microprocessing and Microprogramming
دوره 40 شماره
صفحات -
تاریخ انتشار 1994